This book presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. It demonstrates a systematic process for formal specification and formal testplanning, and also demonstrates effective use of assertions languages beyond the traditional language construct discussions Note that there many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of them discuss the important process of testplanning and using these languages to create verification IP. This is the first book published on this subject.
發表於2024-08-23
Creating Assertion-Based IP (Integrated Circuits and Systems) 2024 pdf epub mobi 電子書 下載
圖書標籤:
Creating Assertion-Based IP (Integrated Circuits and Systems) 2024 pdf epub mobi 電子書 下載