Phase locked loops (PLLs) are electronic circuits that ensure that a communications signal stays locked on a given frequency. Their design is crucial to the workings of wireless communications systems. Virtually all transceivers use PLLs to synthesize the stable, high frequency oscillations necessary for radio & wireless. This book describes how to calculate PLL performances by using standard mathematical or circuit analysis programs. Theoretical descriptions are limited to the minimum needed to explain how to perform calculations. Although presented methods of analysis can be implemented with many commercial programs, their description always refers to Mathcad and SIMetrix.
發表於2024-11-18
Phase-Locked Loop Synthesizer Simulation 2024 pdf epub mobi 電子書 下載
圖書標籤:
Phase-Locked Loop Synthesizer Simulation 2024 pdf epub mobi 電子書 下載